Features



# 12V MOSFET Drivers with Output Disable

# for Single Phase Synchronous-Rectified Buck Converter

# General Description

The uP1959 is a dual, high voltage MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous-rectified buck converter. Each driver is capable of driving a 5000pF capacitive load with 30ns transition time. This device combined with uPI multi-phase buck PWM controller forms a complete core voltage regulator for advanced micro-processors.

The uP1959 features adaptive anti-shoot-through protection that prevents cross-conduction of the external MOSFET while maintains minimum deadtime for optimized efficiency.

This part has integrated bootstrap diode to help minimize the external component count. Both gate drives are turned off by pulling low OD# pin or high-impedance at PWM pin, preventing rapid output capacitor discharge during system shutdown.

This device also supports supply input under voltage lockout. The uP1959 is available in thermally enhanced WDFN2x2 - 8L and WDFN3x3 - 8L packages.

# Ordering Information

Order Number	Package	Top Marking
uP1959PDN8	WDFN2x2 - 8L	DU
uP1959QDN8	VVDFIN2X2 - 6L	EI
uP1959RDE8	WDFN3x3 - 8L	uP1959R

### Note:

- (1) Please check the sample/production availability with uPI representatives.
- (2) uPI products are compatible with the current IPC/JEDEC J-STD-020 requirements. They are halogen-free, RoHS compliant and 100% matter tin (Sn) plating that are suitable for use in SnPb or Pb-free soldering processes.


All-In-One Synchronous Buck Drivers


- Integrated Bootstrap Diode
- Adaptive Anti-Shoot-Through Protection Circuitry
- 1 PWM Signal Generates both Drivers
- Tri-State Input for Bridge Shutdown
- Output Disable Control Turans Off both MOSFETs
- Under Voltage Lockout for Supply Input
- WDFN2x2 8L and WDFN3x3 8L Packages
- RoHS Compliant and Halogen Free


# Applications

- Desktop CPU Core Voltage Regulators
- High Frequency Low Profile DC/DC Converters
- High Current Low Voltage DC/DC Converters

### Pin Configuration











# Typical Application Circuit



# Functional Block Diagram





# Functional Pin Description

Pin No.						
PDN8	QDN8 /RDE8	Pin Name	Pin Function			
1	8	воот	<b>Bootstrap Supply</b> for the floating upper gate driver. Connect the bootstrap capacitor $C_{\text{BOOT}}$ between BOOT pin and the PHASE pin to form a bootstrap circuit. The bootstrap capacitor provides the charge to turn on the upper MOSFET. Make sure that $C_{\text{BOOT}}$ is placed near the IC.			
2	1	PWM	<b>PWM Input.</b> This pin receives logic level input and controls the driver outputs.			
3	3	OD#	<b>Output Disable.</b> This pin disables normal operation and forces both UGATE and LGATE off when it is pulled low. If this pin is left open, it is internally pulled high.			
4	4	VCC	<b>Supply Voltage for the IC.</b> This pin provides bias voltage for the IC. Connect this pin to 12V voltage source and bypass it with an R/C filter.			
5	5	LGATE	<b>Lower Gate Driver Output.</b> Connect this pin to the gate of lower MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has been turned off.			
6	2	GND	Ground for the IC. All voltage levels are measured with respect to this pin.			
7	6	PHASE	PHASE Switch Node. Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is used as the return path for the UGATE driver. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has been turned off. A Schottky diode between this pin and ground is recommended to reduce negative transient voltage which is common in a power supply system.			
8	7	UGATE	<b>Upper Gate Driver Output.</b> Connect this pin to the gate of upper MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has been turned off.			
Exposed Pad		d Pad	<b>Thermal Pad.</b> The exposed pad should be well soldered to PCB GND for effective heat conduction.			



# Functional Description

### **Output Disable**

Logic low of OD# disables the gate drivers and keep both output low. Tie the OD# pin to controller power directly if the output disable function is not used.

### **PWM** Input

The PWM pin is a tri-state input. Logic high turns on the high-side gate driver and turns off the low side gate driver once the POR of VCC is granted and OD# is kept high. Logic low turns off the high side gate driver and turns on the low side gate driver.

High impedance input at PWM pin will keep both highside and low-side gate drivers low and turns off both MOSFETs. The PWM pin voltage is kept around 1.6V by internal bias circuit when floating.

### **Low-Side Driver**

The low-side driver is designed to drive a ground-referenced N-channel MOSFET. The bias to the low-side driver is internally connected to VCC supply and GND. The low-side driver output is out of phase with the PWM input when it is enabled. The low side driver is held low if the OD# pin is pulled low or high-impedance at PWM pin.

### **High-Side Driver**

The high-side driver is designed to drive a floating N-channel MOSFET. The bias voltage to the high-side driver is internally connected to BOOT and PHASE pins. An integrated bootstrap diode that is connected between BOOT and VCC pins provides the bias current for the high-side gate driver.

The bootstrap capacitor  $C_{\text{BOOT}}$  is charged to  $V_{\text{CC}}$  when PHASE pin is grounded by turning on the low-side MOSFET. The PHASE rises to  $V_{\text{IN}}$  when the high-side MOSFET is turned on, forcing the BOOT pin voltage to  $V_{\text{IN}} + V_{\text{CC}}$  that provides voltage to hold the high-side MOSFET on.

The high-side gate driver output is in phase with the PWM input when it is enabled. The high-side driver is held low if the OD# pin is pulled low or high-impedance at PWM pin.

### **Adaptive Shoot Through Protection**

The adaptive shoot-through circuit prevents the high-side and low-side MOSFETs from being turned on simultaneously and conducting destructive large current. It is done by turning on one MOSFET only after the other MOSFET is off already with adequate delay time.

At the high-side off edge, UGATE and PHASE voltages are monitored for anti-shoot-through protection. The low-side driver will not begin to output high until both (V $_{\rm UGATE}$ -V $_{\rm PHASE}$ ) and V $_{\rm PHASE}$  are lower than 1.2V, making sure the high-side MOSFET is turned off completely.

At the low-side off edge, LGATE voltage is monitored for anti-shoot-through protection. The high-side driver will not begin to output high until  $V_{\text{LGATE}}$  is lower than 1.2V, making sure the low-side MOSFET is turned off completely.



	Absolute Maximum Rating			
(Note 1)				
	0.3V to +15V			
	0.3V to +15V			
PHASE to GND	0.7)/1.45)/			
	0.7V to 15V			
	6V to 30V			
BOOT to GND	0.3V to (VCC + 15V)			
	0.3V to (VCC + 13V)			
UGATE to PHASE	-0.37 10 427			
	0.3V to (BOOT - PHASE +0.3V)			
	0.3V to (BOOT - PHASE + 0.3V)			
LGATE to GND	3V to (BOOT TTIAGE 1 0.0V)			
	0.3V to (VCC + 0.3V)			
	,			
• •				
•	150°C			
	260°C			
ESD Rating (Note 2)	211/			
	2kV			
MM (Machine Mode)	200V			
	Thermal Information			
Package Thermal Resistance (Note 3)				
	155°C/W			
	20°C/W			
	68°C/W			
WDFN3x3 - 8L $\theta_{\text{lc}}^{\text{JA}}$	6°C/W			
Power Dissipation, $P_D @ T_A = 25^{\circ}C$				
WDFN2x2 - 8L	0.65W			
WDFN3x3 - 8L	1.47W			
	Recommended Operation Conditions			
(Note 4)	•			
Operating Junction Temperature Range	40°C to +125°C			
Operating Ambient Temperature Range	40°C to +85°C			
Supply Input Voltage, V <sub>CC</sub>	10.8V to 13.2V			
Note 1. Stresses listed as the above Absolute Maximum	Ratings may cause permanent damage to the device.			

- **Note 1.** Stresses listed as the above *Absolute Maximum Ratings* may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precaution recommended.
- **Note 3.**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}\text{C}$  on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
- Note 4. The device is not guaranteed to function outside its operating conditions.




# Electrical Characteristics


 $(V_{CC} = 12V, T_A = 25^{\circ}C, \text{ unless otherwise specified})$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit					
Supply Input											
Supply Input Current	I <sub>cc</sub>	PWM = OD# = 0V		1	2.5	mA					
VCC POR Rising Threshold	V <sub>CCRTH</sub>	V <sub>cc</sub> rising	4.0	4.2	4.4	V					
VCC POR Hysteresis	V <sub>CCHYS</sub>			0.25		V					
PWM Input											
Input High Threshold	PWM <sub>RTH</sub>		2.3	2.5	2.7	V					
Input Low Threshold	PWM <sub>FTH</sub>		0.5	0.7	0.9	V					
PWM Floating Voltage	PWM <sub>FLT</sub>			1.6		V					
		PWM = 0V	-420	-280	-140	uA					
PWM Input Current	l <sub>PWM</sub>	PWM = 3.3V	0.25	0.45	0.8	mA					
		PWM = 5V	1.0	1.6	1.9	mA					
Output Disable Input OD#											
Input High	OD# <sub>H</sub>		2.0			V					
Input Low	OD# <sub>L</sub>				0.6	V					
OD# Pin Pull-High Current	I <sub>OD#_SRC</sub>			10		uA					
Propagation Delay Time	T <sub>PDHDOD#</sub>			20	45	ns					
Tropagation Bolay fillio	T <sub>PDLDOD#</sub>			300		ns					
Bootstrap Switch											
On Resistance	R <sub>DS(ON)</sub>	Forward bias current = 1mA		40		Ω					
High Side Driver											
Output Resistance, Sourcing	R <sub>H_SRC</sub>	$V_{BOOT} - V_{PHASE} = 12V, I_{UGATE} = -80mA$		1.2	2.4	Ω					
Output Resistance, Sinking	R <sub>H_SNK</sub>	$V_{BOOT} - V_{PHASE} = 12V, I_{UGATE} = 80mA$		0.8	1.6	Ω					
Output Rising Time	T <sub>RUGATE</sub>	$V_{BOOT} - V_{PHASE} = 12V, C_{LOAD} = 3nF$		35	45	ns					
Output Falling Time	T <sub>FUGATE</sub>	$V_{BOOT} - V_{PHASE} = 12V, C_{LOAD} = 3nF$		20	30	ns					
Drangation Delay Time	T <sub>PDHUGATE</sub>	V <sub>BOOT</sub> - V <sub>PHASE</sub> = 12V		40	65	ns					
Propagation Delay Time	T <sub>PDLUGATE</sub>	V <sub>BOOT</sub> - V <sub>PHASE</sub> = 12V		20	35	ns					
Low Side Driver											
Output Resistance, Sourcing	R <sub>L_SRC</sub>	$V_{CC} = 12V$ , $I_{LGATE} = -80$ mA		1.2	2.4	Ω					
Output Resistance, Sinking	R <sub>L_SNK</sub>	V <sub>CC</sub> = 12V, I <sub>LGATE</sub> = 80mA		0.8	1.6	Ω					
Output Rising Time	T <sub>RLGATE</sub>	$V_{CC} = 12V, C_{LOAD} = 3nF$		35	45	ns					
Output Falling Time	T <sub>FLGATE</sub>	$V_{CC} = 12V, C_{LOAD} = 3nF$		20	30	ns					
Description Date T	T <sub>PDHLGATE</sub>	V <sub>CC</sub> = 12V		40	65	ns					
Propagation Delay Time	T <sub>PDLLGATE</sub>	V <sub>CC</sub> = 12V		20	35	ns					



# Electrical Characteristics








# **Typical Operation Characteristics**

# PWM (5V/Div) UGATE (5V/Div) PH (5V/Div) LGATE (5V/Div)


 $\begin{array}{c} \textrm{20ns/Div} \\ \textrm{V}_{\textrm{IN}} = \textrm{12V}, \, \textrm{VCC} = \textrm{12V}, \, \textrm{HSFET} = \textrm{QM3004*1}, \\ \textrm{LSFET} = \textrm{QM3006*2}, \, \textrm{Converter Load} = \textrm{0A} \end{array}$ 

### LG Falling to UG Rising Dead Time




 $V_{IN}$  = 12V, VCC = 12V, HSFET = QM3004\*1, LSFET = QM3006\*2, Converter Load = 15A

### **PWM Enter Tristate Operation**




 $V_{IN} = 12V$ , VCC = 12V, HSFET = QM3004\*1, LSFET = QM3006\*2, Converter Load = 0A

# UG Falling to LG Rising Dead Time




 $V_{IN} = 12V$ , VCC = 12V, HSFET = QM3004\*1, LSFET = QM3006\*2, Converter Load = 0A

### **UG Falling to LG Rising Dead Time**



 $V_{IN}$  = 12V, VCC = 12V, HSFET = QM3004\*1, LSFET = QM3006\*2, Converter Load = 15A


### **PWM Exit Tristate Operation**





1us/Div  $V_{IN} = 12$ V, VCC = 12V, HSFET = QM3004\*1, LSFET = QM3006\*2, Converter Load = 0A



# **Typical Operation Characteristics**












Application Information


This page is intentionally left blank and will be updated later.




# . Package Information

### WDFN2x2 - 8L







### Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified.

MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.


TYP. Typical. Provided as a general value. This value is not a device specification.


- 2. Dimensions in Millimeters.
- 3. Drawing not to scale.
- 4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.



# . Package Information

### WDFN3x3 - 8L







### Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified. MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.

TYP. Typical. Provided as a general value. This value is not a device specification.

- 2. Dimensions in Millimeters.
- 3. Drawing not to scale.
- 4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.



### **Important Notice**

uPI and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

uPI products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment. However, no responsibility is assumed by uPI or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of uPI or its subsidiaries.

COPYRIGHT (c) 2012, UPI SEMICONDUCTOR CORP.

## uPI Semiconductor Corp.

Headquarter 9F.,No.5, Taiyuan 1st St. Zhubei City, Hsinchu Taiwan, R.O.C.

TEL: 886.3.560.1666 FAX: 886.3.560.1888

Sales Branch Office 12F-5, No. 408, Ruiguang Rd. Neihu District, Taipei Taiwan, R.O.C.

TEL: 886.2.8751.2062 FAX: 886.2.8751.5064